Heuristic Performance Optimal and Power Conscious for K-LUT Based FPGA Technology Mapping
نویسندگان
چکیده
In this paper is presented a new approach for decreasing the power consumption in LUT based FPGA implemented circuits. The attempt is based on reducing logic activity among LUTs. In order to achieve this target it was used the probability approach that estimates the dynamic logic activity of each line in the circuit. Traversing circuits from primary inputs lines to the primary output lines, step by step, stationary probability and transition distribution are computed at the output of each gate (node). Preserving the best depth of the circuits the mapping stage is done searching to hide high transition lines inside LUTs. Key-Words: Area optimal mapping, Heuristic mapping for area , LUT-based FPGA, Power estimate driving circuit implementation, Power conscious.
منابع مشابه
On K-LUT Based FPGA Optimum Delay and Optimal Area Mapping
We developed, using structures from MV-SIS, an application dedicated to K-LUT based FPGA synthesis, named Xsynth. Main component of it, levelMap the mapping program, was implemented using the minDepth algorithm. The mapping program was instrumented in order to study and evaluate different heuristics involved in establishing best approach to find optimum delay and optimal area mapping. We did ru...
متن کاملAn Improved Algorithm for Performance Optimal Technology Mapping with Retiming in LUT-Based FPGA Desig
A novel algorithm, named SeqMapII, of technology mapping with retiming for optimal clock period for K-LUT based FPGAs was recently proposed by Pan and Liu 13]. The time complexity of their algorithm, however , is O(K 3 n 4 log(Kn 2) logn) for sequential circuits with n gates, which is too high for medium and large size designs in practice. In this paper, we present three strategies to improve t...
متن کاملPower-Aware, Depth-Optimum and Area Minimization Mapping of K- LUT Based FPGA Circuits
This paper introduces an efficient application intended for mapping under complex criteria applied to K-LUT based FPGA implemented circuits. This application is based on an algorithm that was developed taking into consideration a significant design factor power consumption. Power consumption is considered in addition to other design factors that are traditionally used. To increase performance, ...
متن کاملAn Optimal Performance-driven Technology Mapping Algorithm for Lut-based Fpgas under Arbitrary Net-delay Models
The field programmable gate-array (FPGA) has become an important technology in VLSI ASIC designs. Most existing performance-driven technology mapping algorithms for Lookup-table (LUT) based FPGA designs are based on unit delay model. In this paper we present an efficient algorithm which finds an optimal technology mapping solution with minimum delay under arbitrary net delay models for LUTbased...
متن کاملAn Improved Algorithm for Performance Optimal Technology Mapping with Retiming in LUT-Based FPGA Design
The FPGA technology mapping and synthesis problem for combinational circuits has been well studied. But for sequential circuits, most of the previous synthesis and mapping algorithms assume that the positions of ippops are xed and synthesize each combinational block independently. Retiming is a technique to reduce the clock period by repositioning ippops LeSa91]. With retiming, the previous map...
متن کامل